Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add bldd case to Op::parse_opcode() #6957

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Add bldd case to Op::parse_opcode() #6957

wants to merge 1 commit into from

Conversation

ironcev
Copy link
Member

@ironcev ironcev commented Feb 24, 2025

Description

The bldd opcode was not covered in the Op::parse_opcode() which resulted in Unknown opcode: "bldd" error.

The remaining part of the bldd opcode integration chain is already implemented in #6254.

Checklist

  • I have linked to any relevant issues.
  • I have commented my code, particularly in hard-to-understand areas.
  • I have updated the documentation where relevant (API docs, the reference, and the Sway book).
  • I have added tests that prove my fix is effective or that my feature works.
  • I have added (or requested a maintainer to add) the necessary Breaking* or New Feature labels where relevant.
  • I have done my best to ensure that my PR adheres to the Fuel Labs Code Review Standards.
  • I have requested a review from the relevant team or maintainers.

@ironcev ironcev self-assigned this Feb 24, 2025
@ironcev ironcev added bug Something isn't working compiler General compiler. Should eventually become more specific as the issue is triaged compiler: codegen Everything to do with IR->ASM, register allocation, etc. labels Feb 24, 2025
Copy link

codspeed-hq bot commented Feb 24, 2025

CodSpeed Performance Report

Merging #6957 will not alter performance

Comparing ironcev/bldd (ff219b8) with master (fccc8a9)

Summary

✅ 22 untouched benchmarks

@ironcev ironcev marked this pull request as ready for review February 24, 2025 18:08
@ironcev ironcev requested a review from a team as a code owner February 24, 2025 18:08
Copy link
Contributor

@zees-dev zees-dev left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM 👍

However you please add a simple test case to validate compilation of sway code which uses this assembly instruction.
E.g. maybe something like this (introduced in recent PR for another op-code).

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working compiler: codegen Everything to do with IR->ASM, register allocation, etc. compiler General compiler. Should eventually become more specific as the issue is triaged
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants